ctrlX AUTOMATION

Introduction

This article shows how to setup the communication configuration between the EtherCAT master of the ctrlX CORE and an S20 EtherCAT bus coupler with S20-IOL-8 IO-Link Master using the EtherCAT App and the PLC App with S20 configuration libraries so you can read IO-Link sensors on the Data Layer.

Prerequisites


- ctrlX CORE with system image 1.18 or higher
- EtherCAT App version 1.18 or higher
- <u>PLC App version 1.18 or higher</u>
- ctrlX WORKS version 1.18 or higher
- Familiarity with connecting to and setting up a ctrlX CORE

Video Demonstration

https://www.youtube.com/watch?v=LpDT30W3cq4

EtherCAT Master IO Configuration

In ctrlX IO Engineering, scan for devices and apply them to the IO project. Then under the S20 EtherCAT bus coupler, manually add the S20-IOL-8 module. Make sure all devices on the EtherCAT bus coupler are in the correct order.



Then download the configuration to the ctrlX CORE. If the 'D' status indicator LED on the S20-IOL-8 module is not active at this point, cycle the EtherCAT master.



In the PLC engineering software, add the EtherCAT master info to the Data Layer.

Devices 👻 🕂 🗙		DIC PRG X					
- D FoFHESK2_Core2_PLC		Edit online from ctrIX CORE [192.168.1.2]			-		×
ctrlX_CORE (ctrlX CORE ARM64) [192.168.1.2]		Target: PLC project	1	Source: Control	ethercat_master_instances_ethercatmaster		
PLC Logic						•	
Application		ethercat_master_instances_ethercatmaster			_master_instances_ethercatmaster		
CheckFunctions				▶ ♥			
Library Manager				F 🕑 👩 520_	EC_BK		
PLC_PRG (PRG)							
Symbol Configuration							
🖻 🇱 Task Configuration							
🖹 🍪 MainTask (IEC-Tasks)							
PLC_PRG							
DataLayer_Realtime							
ethercat_master_instances_ethercatmaster (DataLater)	a.						
🗐 😳 🚺 XB_EC_12							
🖹 间 XF71							
- 🕖 XI110208							
U XI211208			-				
B B S20_EC_BK							
			42				
🚺 S20_IOL_8			_				
	Me						1
	Bu					Cl	ose
						Ch	
1	11 1)6	escription					

Enable the S20-IOL-8 in the Data Layer.

FoFHESK2_Core2_PLC	DataLayerNode I/O Mapping	DataLayerN	ode Parameters Status 🔘 Information					
CtrlX_CORE (ctrlX CORE ARM64) [192.168.1.2]	Find		Filter Show all	- 🕂 Add FE	for IO Channel	→ Go to Instance		
DI PLC Logic Discretion	Variable	Mapping	Channel	Address	Туре	Default Value	Unit	Description '
- CheckFunctions	- *2		Input process data.Port_condition_COM_state_1	%IX19.0	BIT			
Library Manager	- **		Input process_data.Port_condition_COM_state_2	%IX19.1	BIT			
PLC_PRG (PRG)			Input process data.Port condition COM state 3	%IX19.2	BIT			
Symbol Configuration	- *0		Input process data.Port condition COM state 4	%IX19.3	BIT			
Task Configuration	- **		Input process data.Port condition COM state_5	%IX19.4	BIT			
🖹 🥩 MainTask (IEC-Tasks)	- *0		Input_process_data.Port_condition_COM_state_6	%IX19.5	BIT			
D PLC_PRG	- **		Input_process_data.Port_condition_COM_state_7	%IX19.6	BIT			
DataLayer_Realtime	- *0		Input process data.Port condition COM state 8	%IX19.7	BIT			
😑 🤳 ethercat_master_instances_ethercatmaster (DataLa	- *0		Input_process_data.PD_VALID_condition_1	%IX20.0	BIT			
🖶 🚺 XB_EC_12	- 49		Input_process_data.PD_VALID_condition_2	%IX20.1	BIT			
🗏 🧻 XF71	- 10		Input_process_data.PD_VALID_condition_3	%IX20.2	BIT			
- 🥑 XI110208	- 49		Input_process_data.PD_VALID_condition_4	%IX20.3	BIT			
- 🕖 XI211208	- **		Input_process_data.PD_VALID_condition_5	%IX20.4	BIT			
□ 320_EC_BK	- 40		Input_process_data.PD_VALID_condition_6	%IX20.5	BIT			
320_DIDO_8_1	- *		Input_process_data.PD_VALID_condition_7	%IX20.6	BIT			
- 0 S20_IOL_8	- 40		Input_process_data.PD_VALID_condition_8	%IX20.7	BIT			
	- *9		Input_process_data.DI_condition_at_C_Q_1	%IX21.0	BIT			
	- **		Input_process_data.DI_condition_at_C_Q_2	%IX21.1	BIT			
	- 49		Input process data.DI condition at C O 3	%IX21.2	BIT			
	<							>
			Reset Map	ping Always	updatevariables	Use parent device setting		
	🍫 = Create new variable	~ ∳ = M	ap to existing variable			Use parent device setting Enabled 1 (use bus cyl) task Enabled 2 (always in b) ydd	if not us e task)	ed in any task)

Add the CXA_S20 library, then add the example code for IH_S20IOL8SetPortConfig and IH_S20IOL8GetLivePortList, in the IOL8 folder, to a POU in your program. You only need one instance of IH_S20ComConfiguration.

vices 👻 🗸 🕇	Library Manager 🗙 📄 PLC_PRG 📄 S20_Config	520_IOL_8		
	🗹 📑 Add Library 🗙 Delete Library 📑 Properties 🔋 Details 💷 Plac	eholders 🛛 🎁 Library Repository 🕕 Icon Legend	🖹 Summary	G
□ - ゴ ctrlX_CORE (ctrlX CORE ARM64) [192.168.1.2] □ - 副利 PLC Logic	Libraries used in application 'ctrlX_CORE.Application'			
Application	Name	Namespace	Effective Version	
CheckFunctions	😟 - 📒 CXA_BASE = CXAC_Base, 1.18.0.0 (Bosch Rexroth AG)	CXAC_Base	1.18.0.0	
GVL		AG) CXA_CommonTypes	1.18.0.0	
Library Manager	CXA_ETHERCATMASTER = CXA_EthercatMaster, 1.18.0.0 (Bosch Rex	(roth AG) CXA_EthercatMaster	1.18.0.0	
PLC_PRG (PRG)	CXA_S20 = CXA_S20, 1.18.0.0 (Bosch Rexroth AG)	CXA_S20	1.18.0.0	
S20_Config (PRG)	CXA_UTILITIES = CXA_Utilities, 1.18.1.0 (Bosch Rexroth AG)	CXA_Utilities	1.18.1.0	
Symbol Configuration	🕮 💼 IecVarAccess = IecVarAccess, 4.2.0.0 (System)	IecVarAccessLibrary	4.2.0.0	
- 🔛 Task Configuration	Contents of selected library 'CXA_S20, 1.18.0.0 (Bosch F_Details about sele	erted library element 'Example_IH_S20101 8SetPortConf	ìo'	
🖹 🍪 MainTask (IEC-Tasks)		its 🔊 Graphical 🕐 Documentation		
PLC_PRG	Acyclic Communication			
B S20_Config			(PRG)	-)
DataLayer_Realtime	Example	_IH_S20IOL8SetPortConfig		_
Image: Barrier - Instances_ethercatmaster (Data Image: Data - Image:		xample IH S20IOL8SetPortConfig		
□ 0 XB_C_12 □ 0 XF71	IM Data	ample_IT_52010E0SetFortComig		
3 XF71	E DIS This example s	shows the usage of IH_S20IOL8SetPortConfig		
I XI211208	🕸 🗁 FB Declaration p	art of CodeExample		
= 0 S20_EC_BK	🗉 🗀 Type			
- <u>0</u> 520_00_0K	Examples PROGRAM Example	e_IH_S20IOL8SetPortConfig		
- S20 DTDO 8 1				
- 3 S20_DIDO_8_1	Example_IH_S20IOL8GetLivePortList fbIH_S20ComCo		<pre>// Function block instan</pre>	
- 320_DIDO_8_1 S20_IOL_8	Example_IH_S20IOL8GetLivePortList FbIH_S20ComCo FbIH_S20ComCo FbIH_S20ComComComComComComComComComComComComComC	nfig : BOOL := TRUE;	// Function block proces	si
	Example_IH_S20IOL8GetLivePortList FbIH_S28ConCc binDecontor binDecontor binDecontor binDecontor binDecontor binDecontor	nfig : BOOL := TRUE; ComConfig : BOOL; fig : BOOL;	<pre>// Function block proces // TRUE: Function Block // TRUE: Indicates an er</pre>	isi is
	Example_IH_S20IOL8GetLivePortList Example_IH_S20IOL8SetPortConfig Example_IH_S20IOL8SetPortConfig Enoperation	nfig : BOOL := TRUE; ComConfig : BOOL; fig : BOOL; fig : EROR_CODE;	<pre>// Function block proces // TRUE: Function Block</pre>	is is ro

Remember to add the configuration POU to the Main_task.

Devices 👻 🕂 🗙	Library Manager 📄 PLC_PRG 📄 S20_Config 🔋 S20_IOL_8 😵 MainTask 🗙 💌
□□□] FoFHESK2_Core2_PLC_IO_Link	Configuration
ctrlX_CORE (ctrlX CORE ARM64) [192.168.1.2]	
PLC Logic	Priority (2039): 30 Task group IEC-Tasks V
🖻 🧔 Application	
CheckFunctions	Туре
🎒 GVL	Example Cyclic ✓ Interval (e.g. t#200ms) 200 ms ✓
Library Manager	
PLC_PRG (PRG)	Watchdog
S20_Config (PRG)	✓ Enable
Symbol Configuration	The first standard D
- 🗱 Task Configuration	Time (e.g. t#200ms) 20 ms ~
🖹 🗇 MainTask (IEC-Tasks)	Sensitivity 1
PLC_PRG	
一 但 S20_Config	
□ 👘 DataLayer_Realtime	
ethercat_master_instances_ethercatmaster (DataLa dialegeneration)	Add Call 🗙 Remove Call 📝 Change Call 🚯 Move Up 🔹 Move Down 🔭 Open POU
□ □ XB_EC_12 □ □ XF71	POU Comment
■ 0 XF/1	PLC_PRG
3 XI211208	创 S20_Config
S20_EC_BK	
- 0 S20_DIDO_8_1	
3 520_500_5_1	
3 525_55_5	

After building the code, Login to the ctrlX CORE and download the code. Execute IH_S20IOL8SetPortConfig to activate the IO Ports on the S20-IOL-8 IO-Link Master. Then execute IH_S20IOL8GetLivePortList. The array assigned to IH_S20IOL8GetLivePortList will now contain the configuration data for all IO-Link sensors connected to the S20-IOL-8 IO-Link Master.

File Edit View Project Build Online	Debug Tools Window Help 🎼 🐴 🍓 📕 📬 🎢 🏘 🎼 🛅 - 👕 🕮	03 03) = 46 (= e= e	1 *1 8 ¢ M	1100	-	
evices 🗸 🗘	× PLC_PRG 1 S20_IOL_8	Library Manager 520_C	onfig 🗙 🍰 Main	Task		
FoFHESK2_Core2_PLC	ctrlX CORE.Application.520 Config					
= 😳 🗊 ctrlX_CORE [192.168.1.2]	Expression	Туре	Value	Prepared value	Address	Comment
E III PLC Logic	bActiveLivePortList	BOOL	FALSE	r reporce roide	riddi C55	TRUE: Function block irking on its actual
Application [run]	bErrorLivePortList	BOOL	FALSE			TRUE: Indicates an error
CheckFunctions Interfunctions Interfunctions Int_CPR6 (PR6) Stouconfig (PR6) Symbol Configuration Symbol Configuration Signature Task Configuration	ErrorIDLivePortList	ERROR_CODE	NONE ERROR			Class of error
	PerrorIdentLivePortList	ERROR STRUCT	HORE_ERROR			Detailed information about error
	arActPortConfig	ARRAY [18] OF IH				Actual configuration of the connected devi
	arActPortConfig[1]	IH S20 IOL8 PORT				
	PortMode	IH S20 IOL8 PORT				Operating mode of the port
	VendorID	IH_S20_IOL8_VEND				Vendor ID
🖃 😏 🌺 MainTask (IEC-Tasks)	DeviceID	DWORD	135			Device ID
DIC_PRG	PDIN Length	WORD	64			Input process data length in bits
B S20_Config	PDOUT Length	WORD	0			Output process data length in bits
🖻 😳 🕕 DataLayer_Realtime	arActPortConfig[2]	IH_S20_IOL8_PORT				
G # ethercat_master_instances_ethe	rcat / PortMode	IH_S20_IOL8_PORT				Operating mode of the port
🖹 😳 🚺 XB_EC_12	VendorID	IH S20 IOL8 VEND	-			Vendor ID
C 0 XF71	DeviceID	DWORD	0			Device ID
	33 Slot 2 := uiSlot 2 34 ChannelConfig:= arChann 35 36 // IH_S20I0L8GetLivePor	<pre>;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</pre>	rated by the "II			Enable "IH_SIOComConfiguration" Fir er 'Done' is set to 'IRUE'

Use the data acquired from the array tied to IH_S20IOL8GetLivePortList to populate the array tied to IH_S20IOL8SetPortConfig. Then execute IH_S20IOL8SetPortConfig again to load the correct port configuration data. In the array tied to IH_S20IOL8SetPortConfig, any unused ports should be disabled to avoid an error signal on the S20-IOL-8 module.